PATENT ABSTRACTS OF JAPAN

(11) Publication number:

2003-319003

(43) Date of publication of application: 07.11.2003

(51)Int.Cl.

H04L 27/227

(21)Application number: 2002-119471

(71)Applicant: TOSHIBA CORP

(22)Date of filing:

22.04.2002

(72)Inventor: NAKAYAMA SATORU

(54) DIGITAL DEMODULATOR


(57) Abstract:

PROBLEM TO BE SOLVED: To provide a digital demodulator which can rapidly detect pseudo

synchronization which synchronizes to a frequency shifted 1/4 of the modulation symbol rate, and obtain a normally

regenerated carrier signal.

SOLUTION: A pseudo lead-in determination circuit 229 determines the pseudo synchronization, when it receives a synchronization signal from a phase determination circuit 227, compares signs determined by a discriminator 226-1 and a discriminator 226-2 to signs of I signal and Q signal respectively based on the signs determined before a cycle, two continuous signs are the same obtained in an interval of regeneration clock (×1) for either I signal or Q signal, and a central value of two determination points obtained in the discriminator 226-1 or 226-2 is zero.



LEGAL STATUS

[Date of request for examination]

28.01.2005

Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]